

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	Э.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/754,632	-	01/04/2001	Kazuo Aoyama	10746/23	3601
26646	7590	11/30/2004		EXAMINER	
KENYO			LAM, DAVID		
ONE BROADWAY NEW YORK, NY 10004				ART UNIT	PAPER NUMBER
				2818	
				DATE MAILED: 11/30/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Action Summary	09/754,632	AOYAMA ET AL.					
omoo nodon dammary	Examiner	Art Unit					
The MAILING DATE of this accomplisation	David Lam	2818					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl of 16 NO period for reply is specified above, the maximum statutory period in Failure to reply within the set or extended period for reply will, by statute any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on	.						
2a) ☐ This action is FINAL . 2b) ☑ This	action is non-final.						
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4)⊠ Claim(s) <u>1-75</u> is/are pending in the application							
4a) Of the above claim(s) is/are withdra							
5)⊠ Claim(s) <u>24-75</u> is/are allowed.							
6)⊠ Claim(s) <u>1-3 and 14</u> is/are rejected.	Claim(s) <u>1-3 and 14</u> is/are rejected.						
7) \boxtimes Claim(s) <u>4-13 and 15-23</u> is/are objected to.	·						
8) Claim(s) are subject to restriction and/o	or election requirement.	,					
Application Papers							
9) The specification is objected to by the Examine	er.						
0) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correc	tion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).					
11) ☐ The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list 	is have been received. Is have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage					
Attachment(s) 1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)					
2) D Notice of References Cited (P10-892) 2) D Notice of Draftsperson's Patent Drawing Review (PT0-948)	Paper No(s)/Mail Da	ate					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>7/03</u> .	5) Notice of Informal P 6) Other:	atent Application (PTO-152)					
S. Patent and Trademark Office							

DETAILED ACTION

Page 2

Specification

1. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1-3, 14 are rejected under 35 U.S.C. 102(b) as being anticipated by Kramer et al. (5,901,085).

Regarding to claims 1-3, 14, Kramer disclose a semiconductor memory device comprising: a plurality of function cells (2), being a basic unit which realizes a function; the

Art Unit: 2818

plurality of function cells including a plurality of threshold elements, each of the threshold elements including means for stores a threshold value (floating gate region); and wherein a function which is realized by the function cells is determined by determining the threshold value in each of the threshold elements; a nonvolatile memory (34) for stores data for realizing the function in the function cells, and the function cells are connected by wiring which can change a connection status (connection of 4, 8, 14). See Figures 1-3; Cols. 2-6.

Allowable Subject Matter

3. Claims 4-13, 15-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record fails to teach the above noted device and wherein the function cells including a plurality stages, each of stages including at least one threshold element.

4. The following is an examiner's statement of reasons for allowance: Claims 24-75 are allowable over the prior art of record because none of the prior art whether taken singularly or in combination, especially when these limitations are considered within the specific combination claimed, to teach: an integrated circuit comprising: a third vector, among others as claimed in independence claim 24, including voltages of an input gate electrodes at a time when the floating gate electrodes are interrupted; a circuit, among others as claimed in claim 26, which stores function configuration data for determining a function, wherein the function configuration data

Application/Control Number: 09/754,632

steps as claimed in claims 73, 74.

Art Unit: 2818

being a difference between a sum of charge amounts induced in input gate electrodes of neuron MOS transistor during performing a function processing; a selector capability, among others as claimed in claim 52, for selecting one signal among k+1 second input signals by using k first input signals; a third voltage, among others as claimed in claim 54, being a voltage of input terminal of the neuron MOS transistor at a time when the element is in the interrupted state; a capacitance value, among others as claimed in claim 63, being values of capacitance between input gate electrodes to which input variables are input and a floating gate electrode. Method of storing comprising step of applying voltage in a third voltage vector to input gates of the neuron MOS transistor while each of the floating gate electrodes of the neuron MOS transistor is connected to an initialization terminal, and in combination with other steps as claimed in claim 48; step of applying predetermined voltage to input gate electrode of the neuron MOS inverters, and in combination with other steps as claimed in claims 49, 50, 51; step of setting values of input gate capacitances for each of the neuron MOS inverter, between input gate electrodes from which first input signals are input and a floating gate electrode, and in combination with other

Page 4

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - Sugiyama (6,009,015) discloses a program-verify circuit and method.

Art Unit: 2818

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Lam whose telephone number is 571-272-1782. The examiner can normally be reached on 6:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

D. Lam

November 17, 2004

DAVID LAM PRIMARY EXAMINER